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Project Objectives

Experimental Results

Goal: To demonstrate a functioning ferroelectric field-effect transistor (NMOS FeFET)
for use as an inherent memory device. This is a proof of concept for ferroelectric
hafnium-based device fabrication at RIT.
1. Design Process Flow
3. Develop Process Flow 5. Electrical Testing
2. Develop Mask
4. Fabricate Devices

Processing and Captures
The process was designed to be robust and
enable the highest probability to realize devices.

Confirmation of ferroelectric Si:HfO2
using the aixACCT TF1000 Ferroelectric
Tester on capacitors compared with
reference MIM capacitor data from
NaMLab.

The main processing constraint came from a low
thermal budget after the Si:HfO2 was deposited
and annealed as to not change the crystalline
structure. This restriction led to:

The differences can be attributed to the
difference in material stack and the
process variation. The film is identical,
but it was pattered differently and the
NaMLab sample is an MIM stack while
the RIT stack is MFIS (N+ Si).

Background and Device Operation
Ferroelectricity is a material property where
the material has the ability to have
spontaneous polarization from an applied
electric field.



Degradation due to many factors such as
non-switching domains, depolarization
fields, and interface charges.

An HfO2 based film for a ferroelectric layer is
beneficial for integration into standard CMOS
due to the maturity of HfO2 as a high-k
dielectric in modern process technology.
Through the use of dopants, a capping layer for stress, and annealing conditions ferroelectric
HfO2 can be fabricated. [1] This project focuses on silicon doped HfO2 with a TiN capping layer
that is deposited and annealed by NaMLab in Dresden, Germany.

FeFET Memory and Cycling Characteristics
L = 5µm , W=15µm
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P-type

Source/Drain pattern and anneal done
before Si:HfO2 deposition



No ability to use silicide S/D contacts due
to high temperature.



No inter-level-dielectric to reduce charges
from low-temperature oxides



MW (ΔVT) ~ 0.6V

N+



FeFETs have advantages such as a simple one-transistor (1T) memory cell design with a read
and write latency in the nanosecond range [2]. In the ON state, there is an effective shift
lowering of the threshold voltage. In the OFF state, there is an increase in VT.

Mask Design
Design Considerations: 4-Levels for FeFET process flow.
The mask is conservative with overlap of the gate
dielectric and the metal gate contact to ensure control
of the channel.
The full chip layout is shown on the left which includes
a variety of test structures:
 Array of FeFETs with varying dimensions,
 MFIS capacitors
 TLMs
 CBKRs
 Van Der Pauw’s structures
 Resolution and alignment marks
Left: MFIS Capacitor
Array used to test the
ferroelectric
effect
without the influence of
the
semiconductor
depletion.

Right: Example of a
FeFET cell layout used
to test lengths and
widths.
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Capture of a L=10µm and W=10µm FeFET completed device. Some loss in
W due to LOCOS and loss in L due to diffusion of carriers and variation in
lithography.

There is a dependence on the etch rate
from cycling and leaving the chamber, so a
delay in N2 should be used to reduce damage
of photoresist from overheating.

Fully fabricated capture of the MFIS capacitor array as seen in the mask
design section. Array wiring was too aggressive and some were lost.

Conclusions and Future Work

N+

When a voltage greater than VC (coercive voltage) is applied to the gate, causing negative
charge in the substrate, the device is shifted into the ON state. Voltage on the gate is returned
to 0V, there is a positive remnant polarization charge (+PR). The OFF state is the opposite.

TiN on Si:HfO2

The main road block for processing at RIT was
etching the Si:HfO2 film. A process was
developed using the LAM 4600 and N2, BCl3, CL2,
and Ar to get an etch rate of 5.3 nm/min. The
flow ratios were defined to be the same as [3].

I-V Characteristics

[1]

Gate last process with larger designed
overlap of gate on the channel to ensure
nm
control of the 200
channel.

Lchannel

The process that is developed, demonstrates functioning n-channel FeFET for use as a memory
device with standard CMOS compatible Si:HfO2.


The Si:HfO2 film that was deposited using atomic layer deposition was etched using
chlorine based gases with an etch rate of 5.3 nm/min

The MFIS capacitors demonstrated a remnant polarization of ~10µC/cm2 with a coercive
voltages of ~2.5V with a 10.0 nm ferroelectric layer.

The MFIS stack using Si:HfO2 deposited by NaMLab demonstrates a shift in threshold
voltage, or memory window, of ~0.6V which is independent of the transistor dimensions.

The device was tested for 50 cycles, the color
of the line moves from blue to green as the
number of cycles increases for the top two
plots.
• Transfer Characteristics
The ferroelectric film needs to be cycled in
order to activate the domains and stabilize
the amount of domains that are switched
during the program/erase pulses.
• ION to IOFF Current Ratio
The ON to OFF current ratio is used to identify
the optimal VG required to read out the
device with the largest difference in current.
• Extracted Threshold Voltage
The threshold voltage is plotted vs. cycle
using the linear extraction method. The
memory window (MW or ΔVT) begins a little
lower, then stabilizes after the film is cycled.
Notice the steady decrease in both VT values
indicates a trapping mechanism.
• ID vs. VDS Curves
The curves on a L=20µm and W= 15µm device
with VG increasing from 0.0V to 2.25V in
0.25V steps shows that the devices exhibit
punch-through, when source and drain
depletion widths begin touching from high
VDS bias.

Future work can be done with this process flow to optimize device performance. Additionally,
an investigation and demonstration can be done of a negative-capacitance FET that utilizes an
anti-ferroelectric or ferroelectric film to increase the sub-threshold slope beyond the
theoretical limit of 60 mV/dec.
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